D 2 0 200 5 2 1

PTO/SB/08a/b (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE ther they server Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitution 1449A/B/PTO				Complete If Known		
				Application Number	10/723,309	
INF	ORMATIC	DM DI	SCLOSURE	Filing Date	November 26, 2003	
STATEMENT BY APPLICANT				First Named Inventor	Christian Pacha	
				Art Unit	N/A 7816	
(Use as many sheets as necessary)			necessary)	Examiner Name	Not Yet Assigned T. LAM	
Sheet	1	of	2	Attorney Docket Number	20046/0200609-US0	

	U.S. PATENT DOCUMENTS									
Examiner	Cite	Document Number	Publication Date	Name of P	atentee or	Pages, Columns, Lines, Where				
Initiats*	No.	Number-Kind Code ² (if known)	MM-DD-YYYY	Applicant of Cited Document		Relevant Passages or Relevan Figures Appear				
7	AA	US-4,910,713-B1	03-20-1990	Madden et al.	3657 189.11					
n	AB	US-6,232,810-B1	05-15-2001	Oklobdzija et al.	327/217					
N	AC	US-2002/0047737-A1	04-25-2002	Park et al.	327/211					

		FOREI	GN PATENT	DOCUMENTS		
Examiner Initials*	Cite	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	П
	No.1	Country Code ³ -Number ⁴ -Kind Code ⁵ (if known)		Applicant of Cited Document		
7	ВА	DE-196 15 413-A1	02-27-1997	Mashiko, Koichiro et al.		x
ST.	BB	DE-197 13 495-A1	10-01-1998	Berger, Horst H. et al.		X
N	BC	EP-1 170 865-A2		Zama, Hidemase et al.		
n,	BD	EP-1 193 871-A2	04-03-2002	Koji, Hirairi		П
/K	BE	JP-2002-250753-A1	09-06-2002	Furuichi Masakatsu		x

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 'Applicant's unique citation designation number (optional). 'See Kinds Codes of USPTO Patent Documents at www.usple.gov or MPEP 901.04. 'Senter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 'For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document.' Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T²
N	CA	Hamada et al.: "Utilizing Surplus Timing for Power Reduction"; Proc. of the IEEE Custom Integrated Circuits Conference 2001; pages 89-92.	
n	СВ	Inukai et al: "Boosted Gate MOS (BGMOS): Device/Circuit Cooperation Scheme to Achieve Leakage-Free Glga-Scale Integration"; Proceedings of the Custom Integrated Circuits Conference 2000 pages 409-412.	
1	cc	Shigematsu et al: "A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits"; IEEE Journal of Solid-State Circuits, Vol. 32, No. 6, June 1997, pages 861-869.	
N	CD	P.R. van der Meer et al: "Ultra-low Standby-Currents for deep sub-micron VLSI CMOS Circuits: Smart Series Switch"; ISCAS 2000 - IEEE International Symposium on Circuits and Systems, May 28-31, 2000, Geneva, Switzerland.	
N	CE	P.R. van der Meer et al: "Effectivity of Standby-Energy Reduction Techniques for Deep Sub- Micron CMOS"; ISCAS 2001, Proceedings of the 2001 IEEE International Symposium on Circuits and Systems (ISCAS), Vol. 4, pages 594-597.	
n	CF	Huang et al: "High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications"; Technical Digest, International Electron Devices Meeting, 2001, pages 11.1.1-11.1.4.	
n	CG	Montanaro et al: "A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor"; IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pages 1703-1714.	
7	СН	Hiramoto et al: "Optimum Device Parameters and Scalability of Variable Threshold Voltage Complementary MOS (VTCMOS)"; Jpn. J. Appl. Phys., Vol. 40 (2001), pages 2854-2858.	
کم	CI	Zyuban et al: "Clocking Strategies and Scannable Latches for Low Power Applications"; Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)	

				_
Examiner	My Wan	Date Considered	(17)	2004

• •

PER 2 6 2004 25

PTO/SB/08a/b (08-03)
Approved for use through 07/31/2006. OMB 0851-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Sub	Substitute for form 1449A/B/PTO			Complete if Known			
				Application Number	10/723,309		
11	IFORMATI	ON DIS	SCLOSURE	Filing Date	November 26, 2003		
S	STATEMENT BY APPLICANT			First Named Inventor	Christian Pacha		
				Art Unit	N/A- 28(6		
	(Use as many sheets as necessary)			Examiner Name	Not Yet Assigned T. LAM		
Sheet	. 2	of	2	Attorney Docket Number	20046/0200609-US0		

<u> </u>	L		
		2001, August 6-7, 2001, Huntington Beach, California, USA, pages 346-351.	

Examiner Signature Date Considered 117 2004

ż

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional). Applicant is to place a check mark here if English language Translation is attached.